






Fabricación de Circuitos Integrados







Polysilicon Ingots




PVD Sputtering Tool
(Sputtered Films Corporation)




Ion Implanter
(Veeco Association)




Thin Film Deposition
(Alcatel High Vacuum Technology)







(a) Silicon base material




(b) After oxidation and deposition of negative photoresist




(c) Stepper exposure



(d) After development and etching of resist, chemical or plasma etch of SiO₂



(e) After etching




(f) Final result after removal of resist

Dual damascene IC process


- Oxide deposition




- Stud lithography and reactive ion etch




- Wire lithography and reactive ion etch




- Stud and wire metal deposition



- Metal chemical-mechanical polish



Source: IBM Corp.



El Proceso Tecnológico

OBTENCION
POLICRISTALINO



OBTENCION
MONOCRISTALINO



OBTENCION
OBLEAS



CRECIMIENTO
EPITAXIAL



ELIMINACION DE
METAL SOBRANTE




ELIMINACION
DE
FOTORRESINA
Y OXIDO




OXIDACION Y
FOTORRESINA



PREPARACION DE
LA MASCARA Y
EXPOSICION A
RADIACION



REVELADO
Y GRABADO



METALIZACION



CVD



IMPLANTACION
DE ION



CREACION DE
ZONAS CON
IMPUREZAS
CONTROLADAS



EMPAQUETADO




UNION DE
ALAMBRES



TESTEO
Y CORTE




MANIPULACION
Y
LIMPIEZA




CMOS


La tecnología más popular




$$\text{Out} = \overline{\text{In}}$$




In	Out
0	1
1	0



- Simplicidad de diseño
- Baja disipación
- Altos niveles de integración






$V_G = V \Rightarrow$ NMOS conduce

Si $V_i = 0$ (source) \Rightarrow
 C se descarga totalmente
 Si $V_i = V$ (drain) \Rightarrow
 C se carga hasta $V_C = V - V_T$


$V_G = 0 \Rightarrow$ NMOS cortado



$V_G = 0 \Rightarrow$ PMOS conduce

Si $V_i = V$ (source) \Rightarrow
 C se carga totalmente ($V_C = V$)
 Si $V_i = 0$ (drain) \Rightarrow
 C se descarga hasta $V_C = V_T$

$V_G = V \Rightarrow$ PMOS cortado



Puerta de Transmisión

Los dos transistores conducen al mismo tiempo

Inversor CMOS



$$v_i = v_{GS_N}$$

$$v_{DS_N} = v_o$$

$$V_{T_N} > 0$$

$$V_{T_P} < 0$$

$$V_{SS} \leq 0$$



$$v_{GS_P} = v_i - V_{DD}$$

$$v_{DS_P} = v_{DS_N} - V_{DD}$$

$$i_{D_N} = -i_{D_P}$$

$$v_i = v_{GS_N} < V_{T_N}$$



Q_n cortado


$$v_{DS_N} = v_o \approx V_{DD}$$

$$v_{GS_P} = v_i - V_{DD} < V_{T_P} < 0$$



Q_p conduce

zona corriente constante



$v_{GS_N} > V_{T_N}$ Q_n conduce

$$v_{DS_N} > v_{GS_N} - V_{T_N}$$

Q_n zona cte. cte.

$$v_{GS_P} = v_i - V_{DD}$$


$$v_{DS_P} = v_o - V_{DD}$$

$$v_{DS_N} < v_{GS_N} - V_{T_N}$$

Q_n zona resistiva

$$|v_{DS_P}| > |v_{GS_P} - V_{T_P}| \text{ zona cte. cte.}$$

$$|v_{DS_P}| < |v_{GS_P} - V_{T_P}| \text{ zona resistiva}$$



$$v_i < V_{TN}$$

zona A

$$|v_{DS_P}| < |v_{GS_P} - V_{TP}|$$


Q_n corte
 Q_p zona resistiva

zona B

$$v_i \geq V_{TN}$$


$$|v_{DS_N}| > |v_{GS_N} - V_{TN}|$$

$$|v_{DS_P}| < |v_{GS_P} - V_{TP}|$$



Q_n zona cte. cte.

Q_p zona resistiva



zona C

$$v_i \geq V_{TN}$$

$$|v_{DS_N}| > |v_{GS_N} - V_{TN}|$$


$$|v_{DS_P}| > |v_{GS_P} - V_{TP}|$$

Q_n y Q_p zona cte. cte.

$$i_{DS_N} = -i_{DS_P}$$


$$\frac{\beta_N}{2} (v_i - V_{TN})^2 = \frac{\beta_P}{2} (v_i - V_{DD} - V_{TP})^2$$

$$v_i = \left(V_{DD} + V_{TP} + V_{TN} \sqrt{\frac{\beta_N}{\beta_P}} \right) \left(1 + \sqrt{\frac{\beta_N}{\beta_P}} \right)^{-1} = V_C$$



Dos fuentes de corriente en serie





zona D

$$|v_{DS_N}| < |v_{GS_N} - V_{T_N}|$$


Q_n zona resistiva
 Q_p zona cte. cte

zona E

$$v_i \geq V_{DD} - |V_{T_P}|$$


$$|v_{DS_P}| > |v_{GS_P} - V_{T_P}|$$

$$|v_{DS_N}| < |v_{GS_N} - V_{T_N}|$$



Q_n zona resistiva
 Q_p cortado

Influencia de las características de los transistores




— $\beta_N / \beta_P = 1$




— $\beta_N / \beta_P = 0,1$

— $\beta_N / \beta_P = 10$


Características de conmutación




Margen de ruido




Proceso Pozo N




Proceso Pozo P





Proceso Doble Pozo





Proceso SOI



Sección inversor CMOS




Layout inversor CMOS




Inversor CMOS


$$\text{Out} = \overline{\text{In}}$$




In	Out
0	1
1	0



Layout





Sección



CMOS: etapas proceso fabricación



Mascara para
eliminar
 SiO_2



Máscara 1




Difusión de pozo

Pozo



CMOS: etapas proceso fabricación



Define las regiones activas donde se van a colocar los dispositivos



Máscara 2




Definición de áreas activas

Área activa



CMOS: etapas proceso fabricación



Se deposita el polisilicio de puerta



Máscara 3




Definición de las puertas

Polisilicio



CMOS: etapas proceso fabricación



Se crea la fuente y el drenador de los dispositivos n



Máscara 4




Difusión n+
MOS canal N

Implante N+



CMOS: etapas proceso fabricación



Se crea la fuente y el drenador de los dispositivos p



Máscara 5



Difusión p+
MOS canal P

Implante P+



CMOS: etapas proceso fabricación



Determina las posiciones donde van los contactos



Máscara 6


Perforaciones de contacto

Contactos



CMOS: etapas proceso fabricación

Determina las posiciones donde van las interconexiones





Máscara 7

Metalización




Metal





Máscara 7 Metalización



Metal Deposition



Copper Deposition




Máscara 8

Pasivación



Passivation

Conexionado (micro soldaduras)



Wire Bonding
(Kulicke & Soffa Industries, Inc.)



Die Lead Frame Attachment
(Ablestik)








Wire Bonding
(Kaljo Corporation)




12

Lay-outs




Latch-up

Generación de un camino de baja impedancia entre alimentación y tierra en un CI CMOS debido a la formación de transistores bipolares parásitos.



T1 y T2 conforman un tiristor

Valores elevados de R_s y R_w provocan la conducción de T1 y T2, la realimentación positiva intrínseca provoca un cortocircuito permanente entre V_{dd} y masa \Rightarrow LATCH-UP.



Precauciones

Aumento número de contactos pozo y sustrato. Proximidad a las fuentes de conexión


Aumento de la distancia entre dispositivos P y N

Anillos de guarda

Reducción de la resistividad de sustrato y pozo

Minimización de la ganancia de los transistores parásitos

Diseño de circuitos electrónicos



Diseño Circuital y verificación

- Diseño a nivel transistores
- Dimensionamiento transistores
- Simulación eléctrica pre lay-out
- Layout y verificación reglas
- Extracción del circuito
- Simulación eléctrica post lay-out